Rivos Inc.

  • Founded in

    2021

  • Company Industry

    Computer Hardware Manufacturing

  • Headquarters

    Santa Clara, - 95054, CA, US

About us

Rivos, a high performance RISC-V System Startup targeting integrated system solutions for Enterprise

Funding

Self-funded (bootstrapped) company without external investments.

Current Openings at Rivos Inc.

Senior Member of Technical Staff

2 Years ExpHybrid - Kannur
PCIE protocolSystem VerilogPerlPythonTcl/TkUVCMVerilog-OVM Methodology
Apply Now

GPGPU runtime software engineer

FreshersOnsite - Kannur
C++Rust組込みLinux
Apply Now

GPGPU SW and HW design validation engineer

FreshersHybrid - Kannur
CC++Cuda Programming
Apply Now

Deep Learning Libraries engineer

3 Years ExpHybrid - Kannur
CC++Parallel programmingcomputer architectureDeep Learning
Apply Now

SOC Static Timing Analysis Engineer

FreshersOnsite - Bengaluru
PythonASICTCLEDA toolscsh/bashPOCVIR-STA
Apply Now

SOC Design Verification

FreshersHybrid - Bengaluru
systemverilogC/C++verification methodologiessimulatorswaveform viewers
Apply Now

SOC Physical Design

FreshersHybrid - Bengaluru
synthesisPlace & RoutetimingfloorplanclockingElectrical analysispower
Apply Now

Silicon Power

FreshersHybrid - Bengaluru
VerilogsystemverilogPythonPerlTCLASIC
Apply Now

Silicon Logic Formal Verification

FreshersHybrid - Bengaluru
model checkingFormal Verification
Apply Now

Silicon DFT - Intern

FreshersHybrid - Bengaluru
VerilogDFTJTAG
Apply Now

Senior Memory Design Engineer

8 - 15 Years ExpHybrid - Bengaluru
PPA analysisequivalence checkinglow power designtimingCircuit designsimulationcharacterization
Apply Now

Python CAD Developer

3 - 6 Years ExpOnsite - Bengaluru
PythonDigital Design
Apply Now

Logic Equivalence Check (LEC) Engineer

5 - 8 Years ExpHybrid - Bengaluru
TCLPythonPerlConformal LECFormalityABORT/NEQ
Apply Now

DFT Engineer

FreshersHybrid - Bengaluru
Verilogsystemverilogdigital logic designMicroprocessordebug featureDFT architectureCPU architecture
Apply Now

CPU Design Verification

FreshersHybrid - Bengaluru
systemverilogC/C++CPU architecture
Apply Now

Analog Mixed Signal Design Verification

5 Years ExpHybrid - Bengaluru
systemverilogUVMverification
Apply Now

Accelerator Design Verification

5 Years ExpHybrid - Bengaluru
System VerilogC++Pythoncomputer architecture
Apply Now