• Founded in

    2021

  • Company Industry

    Computer Hardware Manufacturing

  • Headquarters

    Santa Clara, - 95054, CA, US

About us

Rivos, a high performance RISC-V System Startup targeting integrated system solutions for Enterprise

Funding

Self-funded (bootstrapped) company without external investments.

Current Openings at Rivos Inc.

Silicon Verification - Intern

FreshersOnsite - Bengaluru
SystemVerilogC/C++verification methodologiesFormal Verification

Silicon Logic Formal Verification

FreshersHybrid - Bengaluru
Temporal Assertionmodel checking

Floating Point Logic Design

FreshersHybrid - Kannur
System VerilogIEEE-754FMA operationsCC++

Data Parallel Accelerator Post-Silicon Performance Lead

5 - 12 Years ExpHybrid - Kannur
PythonC/C++Performance countersGP-GPU architectureSIMT processingprofiling techniquesBottleneck analysis

SOC Physical Design Verification Engineer

FreshersHybrid - Bengaluru
TCLPythonSiemens CalibrePhysical Verificationdeep sub-micron

SOC Static Timing Analysis Engineer

FreshersOnsite - Bengaluru
TCLPythondeep-sub micron processesASIC timing constraintsTiming ClosureEDA toolscsh/bash

SOC Design Verification

FreshersHybrid - Bengaluru
SystemVerilogC/C++verification methodologiesdigital logic designCPU/SOC architecturemicroarchitecture

SOC Physical Design

FreshersHybrid - Bengaluru
synthesisPlace & RouteAnalysisverification CAD toolsUnixPerlPython

Silicon Logic Formal Verification

FreshersHybrid - Bengaluru
Formal Verificationtemporal assertion propertiesmodel checking tools

Senior Memory Design Engineer

8 - 15 Years ExpHybrid - Bengaluru
PPA analysisequivalence checkinglow power designtimingCircuit DesignSimulationcharacterization

Logic Equivalence Check (LEC) Engineer

5 - 8 Years ExpHybrid - Bengaluru
TCLPythonConformal LECPerlFormality

DFT Engineer

FreshersHybrid - Bengaluru
VerilogSystemVerilogMBISTscan dumpMemory DumpDFT architectureCPU architecture

CPU Design Verification

FreshersHybrid - Bengaluru
SystemVerilogC/C++verification methodologiesdigital logic designCPU architecture

Analog Mixed Signal Design Verification

5 Years ExpHybrid - Bengaluru
SystemVerilogUVMverification

Accelerator Design Verification

5 Years ExpHybrid - Bengaluru
System VerilogC++Pythoncomputer architectureCPU/GPU/Accelerator DV