Rivos Inc.

  • Founded in

    2021

  • Company Industry

    Computer Hardware Manufacturing

  • Headquarters

    Santa Clara, - 95054, CA, US

About us

Rivos, a high performance RISC-V System Startup targeting integrated system solutions for Enterprise

Funding

Self-funded (bootstrapped) company without external investments.

Current Openings at Rivos Inc.

Data Parallel Accelerator Post-Silicon Performance Lead

5 - 12 Years ExpHybrid - Kannur
C++PythonPerformance countersEmbedded SystemsGP-GPU architectureML/DL workloadsSIMT processing
Apply Now

Custom CAD Back End

5 - 8 Years ExpHybrid - Kannur
Virtuosocustom compilerTotemSpectreSPICEVCSVoltus-fi
Apply Now

GPGPU runtime software engineer

FreshersHybrid - Kannur
C++RustC
Apply Now

GPGPU SW and HW design validation engineer

FreshersHybrid - Kannur
CC++Cuda Programming
Apply Now

Deep Learning Libraries engineer

3 Years ExpHybrid - Kannur
CC++Parallel programmingcomputer architectureDeep Learning
Apply Now

SOC Static Timing Analysis Engineer

FreshersOnsite - Bengaluru
PythonASICTCLEDA toolscsh/bashPOCVIR-STA
Apply Now

SOC Design Verification

FreshersHybrid - Bengaluru
SystemVerilogC/C++verification methodologiessimulatorswaveform viewers
Apply Now

SOC Physical Design

FreshersHybrid - Bengaluru
synthesisPlace & RoutetimingfloorplanclockingElectrical analysispower
Apply Now

Silicon Power

FreshersHybrid - Bengaluru
VerilogSystemVerilogPythonPerlTCLASIC
Apply Now

Silicon Logic Formal Verification

FreshersHybrid - Bengaluru
model checkingFormal Verification
Apply Now

Senior Memory Design Engineer

8 - 15 Years ExpHybrid - Bengaluru
PPA analysisequivalence checkinglow power designtimingCircuit DesignSimulationcharacterization
Apply Now

Logic Equivalence Check (LEC) Engineer

5 - 8 Years ExpHybrid - Bengaluru
TCLPythonPerlConformal LECFormalityABORT/NEQ
Apply Now

DFT Engineer

FreshersHybrid - Bengaluru
VerilogSystemVerilogdigital logic designMicroprocessordebug featureDFT architectureCPU architecture
Apply Now

CPU Design Verification

FreshersHybrid - Bengaluru
SystemVerilogC/C++CPU architecture
Apply Now

Analog Mixed Signal Design Verification

5 Years ExpHybrid - Bengaluru
SystemVerilogUVMverification
Apply Now

Accelerator Design Verification

5 Years ExpHybrid - Bengaluru
System VerilogC++Pythoncomputer architecture
Apply Now